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Reliability Modeling and Analysis of Clockless
Wave Pipeline Core for Embedded
Combinational Logic Design
Tao Feng, Noh-Jin Park, Minsu Choi, Senior Member, IEEE, and Nohpill Park, Member, IEEE
Abstract—This paper presents a model for analyzing the re-
liability of a clockless wave pipeline as an intellectual property
(IP) core for embedded design. This design requires different
clocking requirements by each embedded IP core during integra-
tion. Therefore, either partial or global lack of synchronization
of the embedded clocking is considered for the data flow. The
clockless wave pipeline represents an alternative to a traditional
pipeline scheme; it requires an innovative computing model that is
readily suitable for high-throughput computing by heterogeneous
IP logic cores embedded in system-on-chip (SoC). A clockless
wave pipeline technique relies on local asynchronous operation
for seamless integration of a combinational core into an SoC. The
basic computational components of a clockless wave pipeline are
the datawaves, together with the request signals and switches. The
coordination of the processing of the datawaves throughout the
pipeline by the request signals is accomplished with no interme-
diate access in the clock control. Furthermore, the reliability of
clockless-wave-pipeline-based cores is of importance when design-
ing a reliable SOC. In this paper, the reliability in the clockless
operations of the wave pipeline is analyzed by considering the
datawaves and the request signals. The effect of the so-called
out-of-orchestration between the datawaves and the request sig-
nals (which is referred to as a datawave fault) is proposed in the
reliability analysis. A clockless-induced datawave fault model is
proposed for clockless fault-tolerant design.
Index Terms—Asynchronous circuit, embedded intellectual
property (IP) core, fault tolerance, reliability, system-on-chip
(SoC), wave pipeline.
I. INTRODUCTION
ONE of the major hurdles encountered in the design of asystem-on-chip (SoC) arises from the different clocking
requirements of the embedded intellectual property (IP) cores
at integration. Either partial or global asynchronous operation
of the cores is considered as a possible solution to resolve
issues related to the so-called orchestration of data flow with
respect to clocking. A clockless wave pipeline utilizes local
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asynchronous operation to accomplish seamless integration into
an SoC by a heterogeneous number of IP cores. Each core
is usually procured from different IP providers with different
clocking requirements.
There has been extensive research on the asynchronous
integration of embedded IP cores [1]. Most of these works
have focused on the interconnection bus structures and the
protocols for intercore on-chip communication. This is required
to orchestrate partly asynchronous cores with other embedded
synchronous cores to meet timing constraints. However, relia-
bility is also of importance for asynchronous control of SoC.
This must be addressed at the intracore level to ensure proper
operation.
A clockless wave pipeline is an alternative to a traditional
pipeline and a promising computing model for attaining ul-
trahigh throughput and speed. The basic computational com-
ponents of a clockless wave pipeline are the data waves
(together with the request signals and switches). In a clockless
wave, coordination of the processing of datawaves throughout
the pipeline is performed without relying on any intermediate
access points under clocked control. Due to the complexity
in clockless operations, an efficient method for modeling and
analyzing the confidence level (referred to as reliability or
yield) of the clockless operation in a wave pipeline is re-
quired, but it has not yet been adequately addressed. The
confidence level is primarily determined by the reliability of
the clockless orchestration of datawaves and the request signals
under various switching arrangements for alignment. Out-of-
orchestration between datawaves and request signals, which
is referred to as a delay fault, is a major concern for the
reliability of the pipeline. New faults, which are referred to as
intrawave fault, interwave fault, and request signal faults, are
proposed in this paper and extensively characterized. The pro-
posed faults reveal novel characteristics of the clockless wave
pipeline; intra/interwave faults are used as primary drivers for
evaluating the impact of a fault with respect to delay-sensitive
features, such as delay distribution, delay variation, crosstalk
noise, and intra/interwave of datawaves. By establishing its
reliable operation, the proposed method has great potential to
significantly impact the realization of computer-aided design
tools for clockless circuit design.
The specific objectives of this paper are given as follows:
1) to characterize a fault model for clockless wave pipeline
operation; 2) to demonstrate a theoretical yet detailed charac-
terization of these faults (such as intrawave fault, interwave
0018-9456/$26.00 © 2009 IEEE
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fault, and request signal fault); 3) to conduct a parametric
evaluation of those parameters identified in the proposed fault
model; and 4) to propose fault-tolerant design methods for the
request signal and datawave faults.
This paper is organized as follows: Section II introduces
the background of clockless architectures and, in particular,
wave pipelines. The proposed fault model and evaluation are
described in Section III. In Section IV, reliable techniques
are described to handle such request signals and datawave
faults. Conclusion and discussion are addressed in the last
section.
II. CLOCKLESS WAVE PIPELINE
Wave pipeline is a pipeline processing technique that can
increase the throughput without increasing internal storage
space and power consumption [2], [20]. Multiple datawaves can
simultaneously propagate through the wave pipeline from the
primary input (PI) to the primary output (PO) without internal
latching. It can ideally achieve the theoretical maximum perfor-
mance and draws much attention in the industry today.
A wave pipeline can be built in either a synchronous or an
asynchronous manner. A synchronous wave pipeline uses a
clock signal to synchronize the movement of datawave bits. It
has successfully been deployed in several commercial proces-
sors, such as the floating-point unit of IBM 360/91 [3] and the
external caches in the HP PA8000 [4]. An asynchronous wave
pipeline uses request and acknowledgement signals (or only a
request signal), instead of a global clock, to serve as a reference
signal. (Note that the asynchronous wave pipeline with the
request signal only is referred to as clockless wave pipeline in
this paper.) An asynchronous wave pipeline is relatively more
difficult to deploy than a synchronous wave pipeline due to
its explorations and a few technological hurdles, as mentioned
before. Clockless wave pipeline circuits have only been ex-
perimented in noncommercial sectors such as the two-phase
clockless wave pipeline, which uses only a single request signal
line [5], [6]. The specific architectural model investigated in this
paper is the two-phase clockless wave pipeline [6] since it is
ideally supposed to yield [23], [24] the theoretical maximum
performance.
In a conventional pipeline, there are registers or latches
between any two stages, and there is only one datawave active
in any stage at any time. The clock cycle time is determined
by the maximum stage path delay, i.e., Tck ≥ Dmax. Wave
pipelines remove all of the internal registers or latches, and
let multiple datawaves simultaneously propagate through the
circuit. This way, the throughput is greatly enhanced. The clock
cycle time of a wave pipeline with clock is determined not
by the maximum path delay but by the difference between the
maximum and the minimum path delay, and its clock cycle [21]
is (Tmax/N) < Tck < (Tmin/(N − 1)), where N is the num-
ber of waves in the circuit (degree of the wave pipeline).
A clockless wave pipeline is an asynchronous circuit.
A two-phase asynchronous wave pipeline was proposed by
Hauck et al. [6], which has the two-phase operation by alter-
nating positive and negative switches, and it employs a request
signal as the signal control component.
As shown in [6], two types of switches, i.e., positive and
negative switches, logically and physically partition the circuit
into several pipeline stages for datawave progress alignment
purposes, and a request signal controls the switches. A pair of a
datawave and a request signal level (either a high or a low pulse
of the request signal) enters the clockless wave pipeline at the
same time in full association, and they must stay so throughout
the propagation of the datawave.
The switch can be opaque or transparent to the datawaves.
If opaque, the switch latches the datawave, and if transparent,
the datawave passes the switch without latching. Specifically,
n-type switches (negative switches) are made to be opaque
to the datawaves associated with a low request signal and
transparent to those associated with a high request signal.
Symmetrically, p-type switches (positive switches) are made to
be transparent to the datawave associated with a low request
signal and opaque to those associated with a high request
signal. The propagation of the datawave within a pipelined
circuit is intermittent. Once the datawave enters the circuit, it
is assigned a request signal, at either high or low level. Then,
by the design rule, as defined, the datawave associated with
a high request signal propagates through n-switches without
stopping for alignment but has to be latched at p-switches.
Symmetrically, the datawave associated with a low request
signal propagates through the p-switch without stopping but has
to stop and be latched at the n-switches.
Ideally, there are multiple datawaves simultaneously popu-
lated and propagating through the combinational circuit, and
traditional delay-fault testing, modeling, and assurance tech-
niques are not readily able to handle and evaluate the faults
of successive transitions at the datawave level in the circuit.
Therefore, assurance and optimization of delay-oriented yield
and reliability is exigently demanded and a key to the success
of the clockless wave pipeline technique. Ideally, all path delays
from the PI to the PO are to be equally or near-equally balanced.
However, equal balancing of path delays is hard to realize, even
with the help of extensive tuning [22], for various fabrication
and runtime variations (such as power consumption, thermal
distribution, and design errors, to mention a few) to account for
delay variations. Furthermore, clock skews due to variations in
the rise/fall time and the setup and hold times of the storage
elements will limit the clock frequency to within an increase
only by a factor of 2 to 3, even with the use of the best-known
design tuning method [7].
Two most representative delay-fault models for synchronous
wave pipeline are given here.
1) Wave delay fault [8]: The timing constraint in the syn-
chronous wave pipeline is two-sided, such that each
datawave must obey the setup and hold time constraints
at each end of its current clock cycle for correct syn-
chronization. Violation of the two-sided clock-timing
constraint, such as setup or hold time error, is referred
to as a wave delay fault.
2) Wave fault [8]: In order for successive datawaves to
propagate and stay in correct operation back to back, it
is required that each datawave must stay within the time
range of the clock cycle period associated with it. Thus, a
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wave delay fault may create further wave faults. A wave
fault is very likely to cause signal invalidation, such as
spikes or absent signals.
These fault models provide an important basis and guid-
ance to theoretical characterization and parameterizations of
delay faults for the clockless wave pipeline in this paper, as
well as that of wave pipelines in general. There have been
a few works proposed on synchronous wave pipeline design
for reliability [8], [9], in which testing, characterization, and
parameterizations of datapath-oriented delay faults were pro-
posed. However, there are no adequate and extensive char-
acterization and parameterizations of the faults and yield for
synchronous wave pipelines or clockless wave pipelines. This
is a great hurdle for reliable wave pipelines to be realized.
Therefore, it is imperative to develop formal methods for ad-
equate and extensive modeling of delay faults precisely from
the datawaves’ standpoint and at an integrated datawave level
to be able to assure and optimize the yield in the early design
stage. Without such theoretical reliability assurance and opti-
mization methods, which are precisely on the integrated system
level with focus on the datawaves, there is no efficient and
effective way of designing a reliable wave pipeline with fault
tolerance.
III. FAULT MODELS AND YIELD MODELING/ASSURANCE
To efficiently and effectively depart from the delay fault mod-
els of conventional synchronous wave pipelines, we propose
two new fault models. The proposed intrawave fault model is
based on the pulse fault model, as proposed in our previous
work [10]. Based on the intrawave fault model, we further
propose the interwave fault model to provide a comprehensive
yet essential understanding of the fault mechanism of a clock-
less wave pipeline. The proposed fault models are used as the
theoretical basis for the proposed yield modeling, assurance,
and optimization method. In addition, we take into account a
synergistic fault model, in which, specifically, delay faults on
request signal lines are modeled, together with the datawave de-
lay faults, because correct association between datawaves and
their request signals primarily determines the delay-oriented
yield and reliability.
A. Intrawave Fault and Yield
The path delay of a circuit with fabrication variations can
be modeled using an interval, instead of a single value. Thus,
we may model the path delay of a partial path as x. Sup-
pose that there are n such partial paths (i.e., x1, . . . , xn),
and assume that those partial paths are assumed to be well
balanced in the clockless wave pipeline under investigation.
In addition, without loss of generality, we may assume that
the path delay for xi follows a normal distribution with a
mean μ and a standard deviation σ as follows: x ∼ N(μσ2),
relying on each path being composed of at least several logic
elements contributing delay [11], [12]. Let x¯ be the sample
mean and s be the sample standard deviation. Then, μ and σ
can be substituted by x¯ and s, respectively, because x¯ and s
Fig. 1. Relative position between the request signal and data wave.
are unbiased estimators of μ and σx ∼ N(x¯s2). Suppose that





. By definition, the intrawave
fault is the probability that some bits in the data wave proceed
too fast and then overstep their associated request level (i.e., the
probability of a setup time fault) or some bits in the datawave
are so slow that they lag behind the associated request level
(i.e., a hold time fault), leaving some bits out of the range of the
supposed-to-be-associated request level interval.
The request signal and all the data bits enter the circuit at
the same time, and for proper operation, the request signal
should be slower than the slowest bit of the data wave and reach
the switch after the slowest bit. Likewise, the previous request
signal should reach the switch before the fastest bit of the as-
sociated data wave. The data skew (represented by in Fig. 1)
is supposed to be properly covered by the associated request
level. Therefore, the coverage of  by the request level, i.e.,
the relative position between the datawave and its associated
low or high request level, may influence the intrawave fault rate
to a great extent.
α refers to the difference in propagation time between the
slowest bit of the datawave and the request level, as shown in
Fig. 1. Thus, the associated request signal propagation delay
(which is denoted as ds) can be expressed as ds = dmax + α.
The propagation delay of the request signal pulse through the
switch (which is denoted as dp) is dp = dmin − (L− α−).
Thus, L = ds − dp.
Placing n switches in the circuit, each of which has Pi (i.e.,
the intrawave fault rate at each switch), where 1 ≤ i ≤ n, the























Therefore, the overall yield Y = 1− Ptotal. In addition,
note that, using the proposed yield model, at each switch i,
we see that theoretical optimum is achieved by setting αi to
(1/2)(L−Δi).
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Fig. 2. Probability for two bits on the same datapath to cause an interwave
fault.
B. Interwave Fault and Yield
To extensively assure and optimize the reliability of the
clockless wave pipeline, delay faults between datawaves must
be characterized and parameterized beyond the scope of the
intrawave fault. A preliminary result was reported in [13]. The
proposed interwave fault model reveals the effect of the pro-
posed intrawave fault in association with other primary delay-
oriented factors, such as the request signal and inter-datawave
relation.
Delay faults can either vertically or horizontally be viewed
and modeled at the moment when the bits of a datawave
reach the opaque switches. Vertically, datawave-delay faults can
occur within the scope of a datawave if its associated request
signal goes out of association; this has the effect of an intrawave
fault. Horizontally along each data path, if path-delay faults
occur, then the data bits of two adjacent datawaves may collide
and get invalidated across the scopes of the datawaves; this
type of fault is referred to as interwave fault. The interwave
fault observes the bits of datawaves at each switch and thus
facilitates the controllability and observability of datawave
testing.
Fig. 2 shows the pdfs for interwave fault. Notice that the
pdf on top represents the probability distribution of having
the two bits A and B getting farther from each other due
to an arbitrary delay variation, as indicated by the shift of
the average point in the positive direction from the original
point at 0 by a, whereas the pdf on the bottom represents the
probability distribution of having the two bits A and B coming
closer to each other due to another arbitrary delay variation,
as indicated by the shift of the average point in the negative
direction from the original point at 0 by b. L indicates the
maximum difference, or the maximum value d, between bits A
and B, in either the positive or negative direction. In addition,
note that each pdf accounts for 50% of the entire probability,
because, without loss of generality, we can assume that the
probabilities for the two bits to get farther or closer are equal,
unless otherwise specified. The dark area in the pdf on top
(i.e., P1) represents the probability that bit B is going beyond
the left edge of its request level in the negative direction and
thus will intersect and overlap with bit A, and vice versa (i.e.,
P2) in the pdf on the bottom. Thus, it shows that the farther
the two bits get away, the smaller the probability for interwave
fault, and vice versa. Therefore, summation of the dark areas
of each pdf represents the total probability for the interwave
fault, i.e., Pr(Interwave fault/switch) at each switch. Thus,













Therefore, the total probability Pr(Interwave
fault/switch) = P1 + P2. Suppose that there are n such
paths in a partial circuit; then, the total probability for the
interwave fault in each partial circuit [i.e., Pr(Interwave
fault/partial circuit)] can be expressed as follows:
Pr(Interwave fault/partial circuit) =
∏n
i=1 Pi, because
the delays on each datapath are independent. Furthermore,
suppose that there are m such partial circuits, and let
Pr(Interwave fault/partial circuit) be Pj ; then, the total
probability for the interwave fault in the whole clockless
wave pipeline can be expressed as Pr(Interwave fault/
pipeline) = 1−∏mj=1(1− Pj). Therefore, the resulting yield
Y = 1− Pr(Interwave fault/pipeline).
C. Request Signal Fault and Yield
Correct operation of a clockless wave pipeline is mainly
determined not only solely by intra/interwave fault but also
by the request signal faults. Datawaves are guided by the
request signal and aligned at and by the p- and n-switches;
hence, the request signal determines the correct propagation of
datawaves. Therefore, the request signal is the primary signal in
control of the clockless wave pipeline processing. Any incorrect
control over datawaves by the request signal may cause a fatal
error leading to data corruption. Hence, ensuring a fault-free
request signal is a key to the successful realization of a reliable
clockless wave pipeline.
The request signal fault of our interest is a glitch hit on the re-
quest signal due to crosstalk or power pulse noises [19]. In [6],
it was reported that glitches can hit on the request signal created
by a request signal generator. A glitch on a request signal breaks
the datawave in association with it (either transient, perma-
nently, or intermittently); the faulty request signal may instanta-
neously break the datawave at the instant the glitch hits and let
the head portion of the broken datawave propagate through the
next switch where the broken datawave will be released earlier
than the normal switch-blocking period of time. This broken
datawave will consequently proceed toward the datawave ahead
of that and result in an interwave fault. Likewise, the tail portion
of the broken datawave may suffer from any glitch hit on the re-
quest signal associated with the following datawave, also result-
ing in another interwave fault. The yield with consideration of
the interwave fault caused by request signal faults can be eval-
uated by extending the proposed interwave fault model in the
previous section. In this context and based on the proposed fault
models and yield modeling/assurance methods, a solid method
for ensuring a fault-free request signal is proposed in the
next section.
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TABLE I
FAULT INSTANCES CAUSED BY REQ. SIG. FAULT
TABLE II
PROPOSED FAULT MASKING
IV. PROPOSED DESIGN FOR RELIABILITY
We propose two design-for-reliability methods: one targeting
request signal faults, because the request signal is the most
critical element for correct control over the datawaves and over-
all computation, and one targeting datawave faults, because
intra/interwave faults may still hit on the datawaves due to
delay variations that are independent of request signal faults.
The efficiency and effectiveness will be demonstrated by the
proposed novel reliability and yield modeling and assurance
techniques.
A. Fault-Tolerant Design for Request Signal Faults
Based on our preliminary work on a fault-tolerant method for
request signal faults, as reported in [14], we propose a method
for ensuring fault-free request signals. In practice, a request
signal is highly sensitive and vulnerable to electronic crosstalk
or power pulse noise (which is referred to as glitch). As the
technology allows ultra-smaller device geometries, millions of
closely spaced interconnections, and higher switching speeds,
electronic crosstalk noise is very likely to occur, and it appears
to be a major problem in the development of next-generation
high-speed integrated circuits [16], [17]. In general, the request
signals are caused by various electrical and environmental
factors, such as voltage, temperature, and humidity. Crosstalk
noises on request signals could be permanent, transient, or in-
termittent. Any type of glitch on the request signal is deleterious
and may result in fatal datawave corruption.
In Table I, we give a comprehensive characterization of four
possible types of faulty behavior due to the interaction between
switches and request signal faults.
The proposed method for ensuring a fault-free request sig-
nal is fault masking. The fault-masking method is to employ
redundant request signal lines and an AND and an OR gate at
each p- and n-switch, respectively. An AND gate at a p-switch
will control the incoming datawave such that any low-glitch hit
on the request signal is masked to the normal (i.e., high) value,
unless every request signal is hit by a low glitch exactly at the
same time (as shown in the upper row in Table II), and vice
versa in the case of an OR gate at an n-switch (as shown in the
lower row in Table II). Note that the probability for an original
request signal and all redundant request signals to be hit by
the glitches exactly at the same time is practically negligible.
Hence, the proposed simple yet powerful fault-tolerant request
signal method using the fault-masking technique is efficient
and effective.
We propose a reliability model to thoroughly verify the
effectiveness of the proposed fault-masking method. The model
employs the mean time to glitch (MTTG) to take into account
and demonstrate the effect of the fault masking on request
signals at different levels of redundancy. Assume that λ is the
rate at which a glitch hits on a request signal line during the
period of time from the instant of time when the signal was
submitted into the PI of the circuit to the instant of time when
the signal arrives at the PO of the circuit. In addition, assume
that the primary request signal line and redundant request signal
line(s) have the same glitch rate without loss of generality.
Having the redundant request signal line(s) employed, the glitch
can be masked off, except when the glitches hit on all the
request signals, respectively, at the same time.
Thus, the overall fault rate of the primary and redundant re-
quest signal(s) is λeffective = (λ× (l/L)), where l is the mean
time width of a glitch’s effect and L is the length of the request
signal, and the relative width l/L of a glitch hit on the request
signal pulse L is practically considered. Therefore, the effective
reliability of N request signals, inclusive of the primary and
redundant request signal(s), is R(t) = e−(λ×(l/L))N×t. MTTG
is the mean time for a high or low signal to propagate normally
through the circuit before the first glitch hits. Hence, the MTTG
















where k is the depth of the wave pipeline, i.e., the number
of request signal cycles needed for a data signal to propagate
through a partial circuit before being aligned at a switch;
thus, kL is the total length of a request signal path within
the partial circuit. Note that, according to (2), the glitch rate
can significantly impact MTTG, and L can be derived as L =
ln(λ×MTTG− 1)/kλ. The expression for L can be used as a
theoretical bridge between MTTG-induced request signal faults
and intra/interwave faults, and is used as a primary driver to
optimize the intra/interwave fault rate with respect to a request
signal fault.
Having MTTG theoretically identified, the reliability of a









λ (1−e−kLλ)) = e(e
−λkL−1). (3)
Therefore, the overall reliability with respect to N request
signal lines is Roverall =
∑N−1
i=1 ×N ×RN−i × (1−R)i ×
(1− P ), where P = λN to account for the instance when all
















× (1− λN ). (4)
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Fig. 3. Architecture of the reliability enhanced two-phase clockless wave pipeline.
The design-for-reliability modification curtails the impact of
low (high) glitches at p-switches (n-switches) through the use
of the OR and AND gates. However, the opposite form of glitch
is made worse in that there are now multiple sources (multiple
request signal lines) that can initiate the glitch. The glitch in
the opposing direction is somewhat less of a concern, unless it
occurs near a planned edge to the request signal.
Several methods can be used to counter this problem. One
method involves the insertion of a buffer in advance of the
control input to each switch; the buffer must be designed to
be insensitive to brief glitches. A similar effect can be had
by ensuring that the gate capacitance of the switch is quite
high. A second method involves a cascade of AND and OR
gates at each switch (e.g., effectively creating a majority gate).
A third method involves a more direct implementation of the
majority gate using ratio logic. The first and third methods can
be combined.
B. Fault-Tolerant Design for Datawave Faults
Having ensured that the request signal is near fault-free, the
proposed method must still deal with a request signal fault in
which all request signal lines are hit by a glitch exactly at the
same time; we have presented a preliminary result of a fault-
tolerant design technique for datawave faults in [15], and in this
paper, we further present the design-for-reliability technique in
full detail and the reliability analysis relevant to it to facilitate
the reliability optimization process. The proposed technique
will reduce or possibly completely tolerate the modeled intra-
and interwave faults. As an intrawave fault is a necessary
but insufficient condition for an interwave fault to occur, we
focus our modeling and fault tolerance on the improvement
of intrawave-fault-related yield. Interwave-fault-related yield
improvement can also be realized by relating the interwave fault
model to the intrawave fault model.
The main concern of the proposed method is to control the
shape of the datawaves to maintain their width (i.e., dmax −
dmin) within L (i.e., the length of the request signal pulse
in association). The proposed basic framework for reliability
optimization employs a novel idea of bipolar switches in asso-
ciation with affiliate request signals.
The proposed bipolar switch, as shown in Fig. 3, consists
of two switches connected in series where the switches have
opposite polarity. There are two types of bipolar switches, i.e.,
pn-switch (i.e., a series connection of p- and n-type switches)
and np-switch (i.e., a series connection of n- and p-type
switches). The bipolar switches can be deployed such that
each type of bipolar switch is alternately placed through the
circuit. The alternate placement of bipolar switches enables the
proposed double alignment method, i.e., datawaves are given
another chance for alignment in place. Hence, there are two
possible arrangements to consider in demonstrating the double
alignment methods, i.e., pn–np–pn and np–pn–np. As the two
arrangements are symmetric, we will demonstrate only the first
arrangement of pn–np–pn, as shown in Figs. 4–6.
In Fig. 4, we show a datawave propagating through the stage
in between the first pn and np; the datawave, which was initially
supposed to be completely aligned (i.e., the first alignment) at
the p-switch in the first pn-switch, is then getting out of align-
ment during the propagation due to the variation in path delays;
the datawave is associated with its primary request signal with
low level; and the affiliate request signal with low level in length
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Fig. 4. Before passing the middle n-switch and p-affiliated switch.
Fig. 5. Passing the middle n-switch and p-affiliated switch.
Fig. 6. After passing the middle n-switch and p-affiliated switch.
n is provided to control the double alignment. Fig. 5 shows the
double alignment method: At the np-switch, the datawave just
passes through the n-switch, because the datawave is associated
with a high-level primary request signal and the n-switch is
transparent to high-level request signal; passing through the
n-switch, the datawave then gets aligned at the p-switch (i.e.,
the second-chance alignment) in association with the low-level
affiliate request signal for the n period of time, because the
Fig. 7. Path delay with bipolar switches.
Fig. 8. Inverse function.
p-switch is opaque to high-level request signal; and the second-
chance alignment period n can be determined by the expected
extent of the misalignment. (Note that, in the symmetric case
of np–pn–np, the high-level affiliate request signal extends p
period of time.) In Fig. 6, it is shown that the datawave has
realigned after passing through the double alignment.
To demonstrate the validity of the proposed fault tolerance
method for the datawave faults, we use a modeling and assur-
ance method as follows:
Assume a random variable x with a normal distribution to
represent the path delay of a bit in a datawave without the
bipolar switches, and similarly, assume a random variable y
with a normal distribution to represent the path delay of a bit
in a datawave with the bipolar switches. The pdf of x can be ex-





μ represents the mean and σ represents the standard deviation.
To manipulate the extra delay induced by the double alignment,
we introduce a parameter γ such that the value of the effective
extra delay is n× γ (or, symmetrically, p× γ), i.e., 0 ≤ γ ≤ 1.
y is the random variable of concern since this represents the
new delay variable with the bipolar switches employed and is
to be formalized in terms of the path-delay variable without the
bipolar switches (i.e., x). In the analysis, there is a specific path-
delay value z of x at which the bipolar switch has the effect
of increasing y from z to z + nγ, as shown in Fig. 7. In this
context, y and x can be expressed as follows: y = x if x ≥ z or
x + nγ if x < z. The inverse function of this is given as x = y
if y ≥ z or y − nγ if y < z, and shown in Fig. 8.
The expected resulting pdf of y, i.e., f(y), is shown in Fig. 9
(bottom).
As shown in Fig. 9, fy(y) can be derived range by range
as follows: In the range (−∞, z), fy(y) is shifted downward,
resulting in the reduced shaded area beyond L to the left; this
is an obvious indication of the reduced intrawave fault rate.
Likewise, in the range of (z, z + nγ), fy(y) is shifted upward,
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Fig. 9. PDF of the path delay with bipolar switches.
resulting in a new pdf, and the remaining portion of the pdf
remains unchanged for (z + nγ,+∞).
1) If y ∈ [−∞, z] and F (y) is the cumulative distribution





















































3) If y ∈ [z, z + n× γ], there are two linear functions; the
first one is x = y, and the other one is x = y − nγ (i.e.,
dotted line segment). Therefore, fx(y) and fx(y − nγ)
should be calculated and then added together to find fy(y)



































Putting the fy(y)’s from each range together, the overall















































dy = 1. (7)
Without loss of generality, we assume functional indepen-
dence between pn bipolar switches and np bipolar switches, and
then, based on the shaded area in the pdf in Fig. 9 (bottom), the
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TABLE III
TIMING OF ISCAS C432 ORIGINAL DESIGN (PS)
intrawave fault rate for each type of bipolar switch (i.e., the
ith n-type for a pn bipolar switch and the jth p-type for an np













































Thus, assuming that there are n number of n-type bipolar
switches and p number of p-type bipolar switches, the overall
intrawave fault rate Poverall can be expressed as Poverall = 1−∏n
i=1(1− Pi)×
∏p
j=1(1− Pj). Therefore, the overall yield Y
is given by Y = 1− Poverall.
V. SIMULATION
The simulation and validation of the proposed fault-tolerant
model and design are conducted against the delay information
obtained from ISCAS benchmark circuit [25] C432, C499, and
C880, from which 83 926, 9440, and 8642 paths with delay
information are extracted, respectively. The statistical analysis
of the path delays is implemented with or without the bipolar
switch design, respectively. The simulation results demonstrate
that the proposed fault tolerance technique using the bipolar
switches has a great impact on the intrawave fault rate. Note that
the simulations are conducted only with respect to the intrawave
fault, because the interwave fault functionally depends on the
intrawave fault.
The circuit paths are extracted from the benchmark circuit
netlist specification. Then, the delay information of the wires
and gates, which is stored in the file in the stand delay format, is
applied to those paths. Because the delay information specified
in this benchmark circuit is all static worst-case delay, the upper
delay bound of each path can directly be obtained by adding up
the gate delay through the longest port for every gate and all the
wire delays along the path. The lower delay bound of each path
is obtained by adding up the gate delay through the shortest port
for every gate and all the wire delays along the path.
The benchmark circuits themselves are distributed as non-
pipelined. Thus, at this point, the maximum and minimum path
delays are the bound for the whole path from the PI to the PO.
The benchmark circuits are virtually designed into clockless
wave pipeline circuits and clockless wave pipeline circuits with
bipolar latches for the theoretically simulation purpose in this
paper. The whole paths from the PI to the PO are ideally equally
divided into multiple fractions, and each fraction fits in to one
stage. In the real case, the functional dependence has to be
considered when designing a pipelined circuit. Thus, the whole
path is usually not divided into equal fractions. However, how
the pipelined circuit is designed does not affect the simulation
experiment results since, generally, the bipolar latch fault-
tolerant design works on all clockless wave pipelined circuits.
In the original clockless wave pipeline design, there is only
one latch (n or p) in between stages. The delay of the latch
is not counted in this paper since it is negligible, compared
with the whole path delay. According to the clockless wave
pipeline architecture, the partial paths are calculated as part of
the path on any two attached stages. All the partial path delays
are considered as sample and are statistically analyzed. Their
results are listed in the table.
In the bipolar latch fault-tolerant design, the only difference
is that there are two latches in between stages, instead of one
latch. The partial paths are still the part of the path on any
two attached stages. Since the added latches extended the faster
paths, all the partial paths that have longer path delay remain
unchanged, whereas all the partial paths that have shorter path
delay are extended into a certain point. The value of this certain
point depends on how the parameters (γ and np) are set. All the
newly generated partial paths are considered as a sample and
are statistically analyzed. Their results are listed in the tables
as well.
Table III shows the statistical analysis results of the bench-
mark circuit C432 clockless wave pipeline without bipolar
design. Table IV shows the statistical analysis results of the
same circuit with bipolar design. They clearly manifest the
effectiveness of the bipolar design by increasing the values of
Dmin. For example, the value of Dmin increased from 41.5053
to 109.2241 when the circuit has three stages, whereas Dmax
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TABLE IV
TIMING OF ISCAS C432 FAULT-TOLERANT DESIGN WITH np = 0.6 AND γ = 0.6
Fig. 10. c432 intrawave fault rate in the original design.
remained unchanged. As a result, Δ decreased from 282.1613
to 214.4426. The mean and variance both have no significant
change. If L and α remained the same, dmini − (L− αi − δi)
and dminj − (L− αj − δj) became smaller. Therefore, accord-
ing to (8) and (9), the intrawave fault rate of the design with
bipolar switches theoretically reduced.
To further clearly demonstrate the difference in the in-
trawave fault rate between the designs with and without bipolar
switches, the intrawave fault rates for the benchmark circuit
c432 are calculated in the original design and the design with
bipolar switches when np and γ are set to 0.8. The results
are shown in Figs. 10 and 11. In both designs, the intrawave
fault rates dramatically decrease as the request signal length L
increases, and as the circuit is divided into more stages, the
intrawave fault rate increases. The intrawave fault rate with
the bipolar switches of the clockless wave-pipelined circuit is
significantly lower than the equivalent circuit without bipolar
switches. For example, the intrawave fault rate is 0.0218%
if the circuit has three stages, and the request signal level is
310.377 ps long in the original design, whereas the intrawave
fault rate of the new design drops to 0.01009% under the same
circuit circumstance.
As illustrated in (8) and (9), the parameters α, n, p, and γ all
play very important roles in the bipolar switch-based design.
Thus, an experiment is designed to explore the effectiveness of
those parameters on the intrawave fault rate of the benchmark
circuit c432. The experiment is carried out, with focus on the
following three analyses: 1) to analyze the effectiveness of the
Fig. 11. c432 intrawave fault rate in the fault-tolerant design with np =
γ = 0.8.
Fig. 12. c432 intrawave fault rate analysis in the fault-tolerant design with
stage number = 5.
request signal length on the intrawave fault rate; 2) to analyze
the effectiveness of np× γ on the intrawave fault rate; and
3) to separately analyze the effectiveness of np and γ on the
intrawave fault rate. They are shown in Figs. 12–15.
In Fig. 12, the effectiveness of parameters α and np× γ on
the intrawave fault rate is evaluated. Since L = Δ + 2α and Δ
is static, once the number of stages in the circuit is fixed, the
value of α is determined by the length of the request signal
level. As shown in the figure, the intrawave fault rates are
significantly reduced as the request signal length changes from
100 to 350 ps if the circuit has five stages. This can indirectly
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Fig. 13. Effectiveness of np× γ in the fault-tolerant design of c432 with
stage number = 5.
Fig. 14. Effectiveness of np and γ in the fault-tolerant design of c432 with
stage number = 3 and α = 0.8Δ.
Fig. 15. c432 intrawave fault rate analysis in the fault-tolerant design of c432
with α = 0.8Δ.
be accounted for the effectiveness of α on the intrawave fault
rate. The parameter np× γ is also very critical to the intrawave
fault rate, whereas its effectiveness is not very visible, as
shown in this figure. Thus, in the next figure, they are further
investigated.
Fig. 13 shows the effectiveness of np× γ as the intrawave
fault rates when the stage number is 5 and the request sig-
nal length is in the range of 100–350 ps. The higher the
value of np× γ, the lower the intrawave fault rate. As shown
in the figure, the intrawave fault rate is 0.0075399% when
np× γ is equal to 0.96 and the request signal level is equal to
203.15616 ps, whereas the intrawave fault rate is 0.0000229%
when np× γ is equal to 0.24 at the same request signal
level length. The situation of np× γ = 0 is actually the case
where there is no bipolar switches. As shown in the figure,
the intrawave fault rate is the highest when np× γ = 0. This
is another evidence of the effectiveness of the bipolar switch-
based fault-tolerant design.
Fig. 14 shows a 3-D figure that serves the purpose of further
illustrating how the parameters of np and γ individually affect
the intrawave fault rate when the circuit has three stages and
α is 0.8. As shown in the figure, γ has significant effects on
the intrawave fault rate. The intrawave fault rate greatly drops
as γ increases from 0 to 1. np also considerably affects the
intrawave fault rate such that the intrawave fault rate drops as
np increases.
Fig. 15 shows the effectiveness of parameter np× γ on the
intrawave fault rate with designs with respect to different stage
numbers when α = 0.8. The intrawave fault rate greatly in-
creases as the stage number increases and significantly reduces
as np× γ increases.
VI. CONCLUSION AND DISCUSSION
This paper has presented comprehensive theoretical yet
practical methodologies to model, assure, and optimize the
reliability of clockless wave pipeline-based embedded IP com-
binational logic cores in their early design stage for seamless
integration along with heterogeneous embedded IP cores.
The specific architectural model referenced in this paper
is the two-phase clockless asynchronous wave pipeline. The
intrawave fault model has been proposed and thoroughly iden-
tified as the unique fault of the clockless wave pipeline, com-
pared with the wave and wave delay faults of conventional wave
pipelines. The intrawave fault rate is statistically yet practically
modeled and extensively studied with respect to various design
parameters, such as yield, fault coverage, defect level, and
request level length. In addition, it has been analyzed and
revealed that placing  in the middle of L or dividing d
and max − equally to stride at both sides of  can dras-
tically reduce the intrawave fault rate.
The interwave fault, in addition to the intrawave fault model,
has been proposed for comprehensive characterization and op-
timization of the fault rate and yield. The relation between the
two fault models is such that an interwave fault is a subset of
an intrawave modeled fault, i.e., an intrawave fault is a nec-
essary but insufficient condition for an interwave fault. Thus,
functionally, intrawave and interwave faults comprehensively
cover the whole fault domain, based on which an optimization
of fault rate and yield has been conducted by finding the optimal
value of α (i.e., the difference in propagation time between the
slowest data bit of a datawave and its associated request signal)
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for the intrawave fault model and a/b for the interwave fault
model.
To realize a reliable clockless wave pipeline, the fault tol-
erance for request signal and datawave approaches have been
proposed under the proposed fault models. It was demonstrated
that a low-level glitch hit on a high request signal line may
cause a broken datawave (i.e., intrawave fault on p-switches)
with no fault on the n-switches assumed. In addition, a high-
level glitch hit on a low request signal line may result in a
broken datawave (i.e., intrawave fault on n-switches) with no
fault on the p-switches assumed. Based on this principle, an
AND gate was used to mask the high-level glitch hit on a low
request signal to a p-switch, and an OR gate was used to mask
the low-level glitch hit on a high request signal to an n-switch.
This simple yet effective approach can mask all the glitches on
the request signal lines, except when every redundant request
signal line is impaired by glitch at the same time.
It has been demonstrated that the reliability of the clockless
asynchronous wave pipeline is exponentially increased as more
redundant request signal lines are incorporated. In addition,
the reliability with respect to MTTG, λ (glitch rate), and L
(request signal level length) has been analyzed. It was demon-
strated that the proposed bipolar switch two-phase clockless
wave pipelines with redundant affiliate request signals cause
the reduction on the data skew along the datapaths. As the
intrawave fault is caused by the data skew on different data
paths, the bipolar switches in association with the affiliated
request signals can effectively slow down the propagation speed
of the faster data bits without affecting the propagation of
the slower data bits. Therefore, the data skew rate has been
reduced, and consequently, the intrawave fault rate is effectively
reduced as well. Numerical experiments and simulations have
demonstrated and verified the efficiency and effectiveness of
the proposed reliability modeling and assurance methods, and
fault-tolerant design for reliability.
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